




Vivado Design Suite

George Matzouranis & Sotiris Totomis
CS-220

FPGAs

- A field-programmable gate array (FPGA) is a circuit designed to be configured using hardware description language HDL



* SD card cage and OSPI Flash reside on backside of board



Vivado

Produced by Xilinx

- A software suite used for


1) Simulation

2) Synthesis

of HDL (Hardware Design Language such as SystemVerilog) designs


Simulation

- The simulation of an electronic circuit helps the designer by visualizing the circuit's behavior



Synthesis

- Synthesis generates LUT-level schematic of the design



Vivado Installation

The screenshot shows the Xilinx website's support page for Vivado installation. The browser address bar displays the URL: <https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2018-3.html>. The navigation menu includes Applications, Products, Developers, Support, and About. The page title is "Downloads" and the breadcrumb trail is "Xilinx - Adaptable. Intelligent. > Support > Downloads".

Key navigation elements include:

- Vivado Installation Overview Video
- Licensing Help
- Alveo Acceleration Card Downloads

The product navigation bar highlights "Vivado" and includes links for Embedded Development, SDSoC Development Environment, SDAccel Development Environment, ISE, Device Models, and CAE Vendor Libraries.

Version

- 2019.1
- 2018.3**
- Archive

Vivado Design Suite - HLx Editions Update 1 - 2018.3

Important

Vivado Design Suite 2018.3.1 is now available with support for

- Enhancements in the IBERT IP and GT Wizard for Virtex UltraScale+ 58G Devices
- Production devices enabled:
 - Virtex UltraScale+ HBM (-1, -2, -2L):- XCVU31P, XCVU33P, XCVU35P, XCVU37P
 - Defense-Grade Zynq UltraScale+ MPSoC Devices:- XQZU11EG,
 - Defense-Grade Kintex UltraScale+ Devices:- XQKU15P, XQKU5P
 - Defense-Grade Virtex UltraScale+ Devices:- XQVU3P
 - Defense-Grade Zynq UltraScale+ RFSoC Devices:- XQZU29DR

The following devices are introduced in this release:

- Zynq UltraScale+ RFSoC:- XCZU39DR
- XA Zynq UltraScale+ MPSoC Devices:- XAZU11EG (-1, -1Q),

The following devices are introduced in WebPack:

Download Includes Vivado Design Suite HLx Editions (All Editions)

Last Updated Mar 28, 2019

Answers [2018.3.1 - Vivado Known Issues](#)

Support Forums [Installation and Licensing](#)

Vivado Installation (cont'd)

https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2018-3.html

es - Journals, ...

XILINX Applications Products Developers Support About

Download Includes: Vivado Design Suite HLx Editions (All Editions)

Download Type: Full Product Installation

Last Updated: Dec 10, 2018

Answers: [2018.x - Vivado Known Issues](#)

Documentation: [Release Notes](#)

Support Forums: [Installation and Licensing](#)

Vivado Design Suite - HLx Editions - 2018.3 Full Product Installation

Important

We **strongly recommend** to use the web installers as it reduces download time and saves significant disk space.

Please see [Installer Information](#) for details.

Note: Download verification is only supported with Google Chrome and Microsoft Internet Explorer web browsers.

[Download](#) Vivado HLx 2018.3: WebPACK and Editions - Windows Self Extracting Web Installer (EXE - 62.66 MB)

MD5 SUM Value : 92c535eb974e9ac0ecf0c278adeb1033

[Download](#) Vivado HLx 2018.3: WebPACK and Editions - Linux Self Extracting Web Installer (BIN - 112.56 MB)

MD5 SUM Value : a66bca9ad86df47710fa3d2a511018ea

Download Verification ⓘ

Digests Signature Public Key


[Download](#) Vivado HLx 2018.3: All OS installer Single-File Download (TAR/GZIP - 18.97 GB)

MD5 SUM Value : 8a3a75f26d0e20de21fc673ad9d40d0f

Download Verification ⓘ

Digests Signature Public Key

Vivado Installation (cont'd)



Vivado 2018.3 Installer - Welcome

WELCOME

We are glad you've chosen Xilinx as your platform development partner. This program can install the Vivado Design Environment, Software Development Kit and Documentation Navigator.

Supported operating systems for Vivado 2018.3 are:

- Windows 7.1: 64-bit
- Windows 10 Professional versions 1803 and 1809: 64-bit
- Red Hat Enterprise Linux 6.6-6.9: 64-bit
- Red Hat Enterprise Linux 7.2-7.5: 64-bit
- CentOS Linux 6.6-6.9: 64-bit
- CentOS Linux 7.2-7.5: 64-bit
- SUSE Enterprise Linux 11.4: 64-bit
- SUSE Enterprise Linux 12.3: 64-bit
- Ubuntu Linux 16.04.4 and 18.04 LTS: 64-bit - Additional library installation required

Note: This release requires upgrading your license server tools to the Flex 11.14.1 versions. Please confirm with your license admin that the correct version of the license server tools are installed and available, before running the tools.

Note: This installation program will not install cable drivers on Linux. This item will need to be installed separately, with administrative privileges.


To reduce installation time, we recommend that you disable any anti-virus software before continuing.

XILINX

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.

Preferences < Back Next > Cancel

Vivado Installation (cont'd)



Vivado 2018.3 Installer - Select Install Type

Select Install Type

Please select install type and provide your Xilinx.com user ID and password for authentication.

User Authentication

Please provide your Xilinx user account credentials to download the required files. If you don't have an account, [please create one](#). If you forgot your password, you can [reset it here](#).

User ID

Password

Download and Install Now

Select your desired device and tool installation options and the installer will download and install just what is required. Downloaded installation files will be saved for future use. NOTE: Future installs using these downloaded files will be restricted to the options selected during this install. For access to all options later, choose "Download Full Image".

Download Full Image (Install Separately)

The installer will download an image containing all devices and tool options for later installation. Use this option if you wish to install a full image on a network drive or allow different users maximum flexibility when installing.

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.

< Back Next > Cancel

Vivado Installation (cont'd)

Vivado 2018.3 Installer - Accept License Agreements

Accept License Agreements

Please read the following terms and conditions and indicate that you agree by checking the I Agree checkboxes.

Xilinx Inc. End User License Agreement

By checking "I AGREE" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTWARE, YOU AGREE on behalf of licensee to be bound by the agreement, which can be viewed by [clicking here](#).

I Agree

WebTalk Terms And Conditions

By checking "I AGREE" below, I also confirm that I have read [Section 13 of the terms and conditions](#) above concerning WebTalk and have been afforded the opportunity to read the WebTalk FAQ posted at <https://www.xilinx.com/products/design-tools/webtalk.html>. I understand that I am able to disable WebTalk later if certain criteria described in Section 13(c) apply. If they don't apply, I can disable WebTalk by uninstalling the Software or using the Software on a machine not connected to the internet. If I fail to satisfy the applicable criteria or if I fail to take the applicable steps to prevent such transmission of information, I agree to allow Xilinx to collect the information described in Section 13(a) for the purposes described in Section 13(b).

I Agree

Third Party Software End User License Agreement


By checking "I AGREE" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTWARE, YOU AGREE on behalf of licensee to be bound by the agreement, which can be viewed by [clicking here](#).

I Agree

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.

< Back Next > Cancel

Vivado Installation (cont'd)



Vivado Installation (cont'd)

Vivado 2018.3 Installer - Vivado HL WebPACK

Customize your installation by (de)selecting items in the tree below. Moving cursor over selections below provide additional information.

Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition. Users can optionally add Model Composer and System Generator for DSP to this installation.

- Design Tools
 - Vivado Design Suite
 - Vivado
 - System Generator for DSP
 - Model Composer
 - Software Development Kit (SDK)
 - SDK Core Tools
 - Compiler Tool Chains
 - DocNav
- Devices
 - Production Devices
 - SoCs
 - Zynq-7000 ([limited support](#))
 - Zynq UltraScale+ MPSoC ([limited support](#))
 - Zynq UltraScale+ RFSoc
 - 7 Series ([limited support](#))
 - Artix-7
 - Kintex-7
 - Spartan-7
 - Virtex-7
 - UltraScale ([limited support](#))
 - Kintex UltraScale
 - Virtex UltraScale
 - UltraScale+ ([limited support](#))
 - Kintex UltraScale+
 - Virtex UltraScale+
 - Virtex UltraScale+ HBM
 - Engineering Sample Devices
- Installation Options
 - NOTE: Cable Drivers are not installed on Linux. Please follow the instructions in UG973 to install Linux cable drivers
 - Enable WebTalk for Vivado to send usage statistics to Xilinx (Always enabled for WebPACK license)
 - Enable WebTalk for SDK to send usage statistics to Xilinx

Download Size: 4.63 GB
Disk Space Required: 21.17 GB

Reset to Defaults

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.

< Back Next > Cancel

Vivado Installation (cont'd)

Vivado 2018.3 Installer - Select Destination Directory

Select Destination Directory

Choose installation options such as location and shortcuts.

Installation Options

Select the installation directory

/tools/Xilinx

Installation location(s)

NA

Download location

NA

Disk Space Required

Download Size: 4.63 GB
Disk Space Required: 21.17 GB
Disk Space Available: 720.93 GB

Select shortcut and file association options

Create program group entries

Xilinx Design Tools

Create desktop shortcuts

Cannot write to /tools/Xilinx. Check the read/write permissions.

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.

< Back Next > Cancel

Vivado Installation (cont'd)

Vivado 2018.3 Installer - Installation Summary

VIVADO
HLx Editions

Installation Summary

Edition: Vivado HL WebPACK

Devices

- Production Devices (SoCs, 7 Series)

Design Tools

- Vivado Design Suite (Vivado)

Installation Options

- Enable WebTalk for Vivado to send usage statistics to Xilinx (Always enabled for WebPACK license)

Installation location

- /home/sototo/Vivado/2018.3

Download location

- /home/sototo/Downloads/Vivado_2018.3

Disk Space Required

- Download Size: 4.63 GB
- Disk Space Required: 21.17 GB

XILINX

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.

Preferences < Back Install Cancel

Creating a project

File Flow Tools Window Help Q: Quick Access



Quick Start

- [Create Project >](#)
- [Open Project >](#)
- [Open Example Project >](#)

Tasks

- [Manage IP >](#)
- [Open Hardware Manager >](#)
- [Xilinx Tcl Store >](#)


Learning Center

- [Documentation and Tutorials >](#)
- [Quick Take Videos >](#)
- [Release Notes Guide >](#)

Recent Projects

- lab0_intro**
/home/sototo/Documents/hy220_tas/lab0_intro
- lab0_intro**
/tools/Xilinx/Vivado/2018.3/bin/lab0_intro
- test_SystemVerilog**
/home/sototo/Documents/test_SystemVerilog

Creating a project (cont'd)



New Project

Project Name
Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location:


Create project subdirectory

Project will be created at: /tools/Xilinx/Vivado/2018.3/bin/test


Creating a project (cont'd)

New Project

Project Type
Specify the type of project to create.



- RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
 - Do not specify sources at this time
- Post-synthesis Project:** You will be able to add sources, view device resources, run design analysis, planning and implementation.
 - Do not specify sources at this time
- I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.
- Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.
- Example Project**
Create a new Vivado project from a predefined template.



Creating a project (cont'd)

New Project

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

+ | - | ↑ | ↓

Use Add Files, Add Directories or Create File buttons below

Scan and add RTL include files into project
 Copy sources into project
 Add sources from subdirectories

Target language: Simulator language:

Create a project (cont'd)

New Project

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

	Index	Name	Library	HDL Source For	Location
●	1	counter.v	xil_defaultlib	Synthesis & Simulation	/home/sototo/Documents/hy220_ta:
●	2	lab0_tb.v	xil_defaultlib	Synthesis & Simulation	/home/sototo/Documents/hy220_ta:
●	3	lab0_top.v	xil_defaultlib	Synthesis & Simulation	/home/sototo/Documents/hy220_ta:

Scan and add RTL include files into project

Copy sources into project

Add sources from subdirectories


Target language: Verilog Simulator language: Mixed

- Wrong!!!
- lab0_tb.v must be set for simulation only!!!
- Testbenches include non-synthesizable code!!!

Create a project (cont'd)

New Project

Add Constraints (optional)
Specify or create constraint files for physical and timing constraints.



+ | - | ↑ | ↓

Use Add Files or Create File buttons below

Copy constraints files into project



Constraints file

- When programming an FPGA through software such as Xilinx's Vivado, you need to inform the software what physical pins on the FPGA that you plan on using.
- Xilinx Design Constraints file (XDC file)

Creating a project (cont'd)

New Project


Default Part
Choose a default Xilinx part or board for your project.

Parts | **Boards**

[Reset All Filters](#)

Vendor: Name: Board Rev:

Search:

Display Name	Preview	Vendor	File Version	Part
ZedBoard Zynq Evaluation and Development Kit Add Daughter Card Connections		em.avnet.com	1.4	xc7z020clg484

[?](#)



Flow Navigator

- Run Simulation
 - Will show the waveform of the design that represents its behavior
 - most bugs can be caught here!!!
- Open Elaborated Design
 - Generates the schematic of your code
 - can be useful when you want to know exactly all and non-trivial connections of the design



Flow Navigator

- Run Synthesis
 - Will show the corresponding LUT schematic of the selected device
 - Info about timing, utilization and critical paths!!!
- Run Implementation
 - Here the same schematic as before will be showed with the design implemented on it for our selected device



Flow Navigator

- Generate Bitstream
 - In here the bitstream is generated by the initial design in order to program the selected device
- Open Hardware Manager
 - Open Target to find the connected device
 - Program Device to download the generated bitstream to the connected device!



Demo time!!!

Questions...?