Introduction to hardware design with Vivado Design Suite

Sotiris Totomis

CS-220 (Spring '23)

FPGAs

•A Field Programmable Gate Array is a re-configurable circuit

•Hardware Description Languages (HDLs)



* SD card cage and QSPI Flash reside on backside of board

Vivado Design Suite

Developed by Xilinx (now AMD)

- •Vivado is suitable for
- -Simulation
- -Synthesis
- •of HDL (SystemVerilog) designs

Simulation

•The simulation of a circuit displays circuit's behavior to hardware (HW) designers

•Why do we need a testbench (TB) for that?

Name	Value	0 ns			50 r	ns			100	ns			150 ns			200 ns	;			250 n	s .		3	00 ns			350	ns	
lig cik	1		ÚТ				Ū	π		T	ÍП						Π			T		ΓŤ	T	ŪŪ	ΓŪ	U			
🔓 port_en_0	0																												
🔓 wr_en	0																												
🕨 式 data_in[7:0]	16	255	$\langle 1 \rangle$	2 3	4	5)	6 7	8)	9	10/1	1)/12	(13)	14/15/									16	5						
▶ 🔣 addr_in_0[3:0]	15	1		1/2	3	4)	5 6	7	8	9/1	0/11	12	13/14/									15	5						
🕨 🔣 data_out_0[7:0]	Z	Z		2 3	4	5)	6 7	8)	(৩)	10/1	11/12	13	14/15/1	6)									Z						
🔓 port_en_1	0																												
▶ 式 addr_in_1[3:0]	15							0							$\langle 1 \rangle$	2/3	4	X 5	6	7)(8	3 / 9	$\langle 10 \rangle$	11	12×13	14			15	
▶ 式 data_out_1[7:0]	Z							Ζ							1/2	3/4	5	6	7	8)(9) (10	$\langle 11 \rangle$	12 1	13/14	X15X1	16)		Z	
🕨 式 ram[0:15]	[1,2,3,4,5,6,7,	[0,0.			X)(Х	. X	X.	.)()								[1,2	,3,4,5	,6,7,8	3,9,10,	,11,	12, 13,	14, 15,	,16]			

Synthesis

•Transforms Register Transfer Level (RTL) designs to logic gates

Look-Up Tables (LUTs)

53, cos Di3 ∰283	$ \begin{array}{c} & S_{3} \\ & D^{13} \\ & S_{2} \\ &$	_{=vinir} , ⇒D90.
57- cos DI3 D03	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
534 cos. Di3 Dos.	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	

Vivado Installation

- Dependencies (especially) for Linux machines
- -sudo apt install libtinfo5
- -sudo apt install libncurses5
- Linux installation
- _chmod +x Xilinx_Vivado_Install.bin
- -(sudo) ./Xilinx_Vivado_Install.bin

🛈 🛈 🔒 https://w	ww. xilinx.com/ support,	/download/index.html/conte	nt/xilinx/en/downloadN	av/vivado-design-tools/20)18-3.html			r <u>*</u>
ites - Journals,								
:	E XILINX	Applications	Products	Developers	Support	About	오 (0) 오	
2	Xilinx - Adaptable. Intelligent.	> Support > Downloads						
	Downloads							
	Vivado Installa	ation Overview Video		Licensing Help	AI	veo Acceleration Card Do	ownloads 🗸 🗸	
	Viunda	Embedded	SDSoC Development	SDAccel Development		Davies Madels	CAE Vendor	
	Vivado	Development	Environment	Environment	ISE	Device Models	Libraries	

Version

2019.1

2018.3	
Archive	

Vivado Design Suite - HLx Editions Update 1 - 2018.3 Download Includes Vivado Design Suite HLx Important Editions (All Editions) Vivado Design Suite 2018.3.1 is now available with support for Last Updated Mar 28, 2019 2018.3.1 - Vivado Known Answers Enhancements in the IBERT IP and GT Wizard for Virtex UltraScale+ 58G Devices Issues Production devices enabled: Support Forums Installation and

- Virtex UltraScale+ HBM (-1, -2, -2L):- XCVU31P, XCVU33P, XCVU35P, XCVU37P
- Defense-Grade Zynq UltraScale+ MPSoC Devices:-XQZU11EG,
- Defense-Grade Kintex UltraScale+ Devices:-XQKU15P, XQKU5P
- Defense-Grade Virtex UltraScale+ Devices:- XQVU3P
- Defense-Grade Zynq UltraScale+ RFSoC Devices:- XQZU29DR

The follow devices are introduced in this release:

- Zynq UltraScale+ RFSoC:- XCZU39DR
- XA Zynq UltraScale+ MPSoC Devices: -XAZU11EG (-1, -1Q),

The following devices are introduced in WebPack:

Licensing

🐔 XILINX	Applications	Products	Developers	Support	About	💄 🏋 (0) (C
	Vivado Design S	uite - HLx Edit	ions - 2018.3 Full P	roduct Installation	on	
	Important			Download	Includes	Vivado Design Suite HLx Editions (All Editions)
	We strongly recommend download time and save	d to use the web instal es significant disk spac	lers as it reduces ce.	Download	Type	Full Product Installation
	Please see Installer Info	rmation for details.		Answers	leu	2018.x - Vivado Known
	Note: Download verifica Microsoft Internet Explo	tion is only supported orer web bowsers.	with Google Chrome and	Document	ation	Release Notes
				Support Fo	orums	Installation and Licensing
	Vivado HLx 2018.3: V Web Installer (EXE - 62.6	VebPACK and Editions 66 MB)	- Windows Self Extracting	9		
	MD5 SUM Value : 92c53	5eb974e9ac0ecf0c278	Badeb1033			
	▲ Vivado HLx 2018.3: V Installer (BIN - 112.56 M	VebPACK and Editions B)	- Linux Self Extracting We	eb.		
	MD5 SUM Value : a66bc	a9ad86df47710fa3d2a	511018ea			
	Download Verifica	tion ()				
	Digests	Signature	Public Key	_		
	L Vivado HLx 2018.3: A 18.97 GB)	All OS installer Single-F	File Download (TAR/GZIP			
	MD5 SUM Value : 8a3a7	5f26d0e20de21fc673a	d9d40d0f			
	Download Verifica	tion 🕕				

Vivado 2018.3 Installer - Welcome



Welcome

We are glad you've chosen Xilinx as your platform development partner. This program can install the Vivado Design Environment, Software Development Kit and Documentation Navigator.

Supported operating systems for Vivado 2018.3 are:

- Windows 7.1: 64-bit
- Windows 10 Professional versions 1803 and 1809: 64-bit
- Red Hat Enterprise Linux 6.6-6.9: 64-bit
- Red Hat Enterprise Linux 7.2-7.5: 64-bit
- CentOS Linux 6.6-6.9: 64-bit
- CentOS Linux 7.2-7.5: 64-bit
- SUSE Enterprise Linux 11.4: 64-bit
- SUSE Enterprise Linux 12.3: 64-bit
- Ubuntu Linux 16.04.4 and 18.04 LTS: 64-bit Additional library installation required

Note: This release requires upgrading your license server tools to the Flex 11.14.1 versions. Please confirm with your license admin that the correct version of the license server tools are installed and available, before running the tools.

Note: This installation program will not install cable drivers on Linux. This item will need to be installed separately, with administrative privileges.

To reduce installation time, we recommend that you disable any anti-virus software before continuing.



Copyrig	ht ©	1986-2019	Xilinx, Inc.	All rights reserved	
---------	------	-----------	--------------	---------------------	--

Vivado 2018.3 Installer - Select Install Type	
Select Install Type	
Please select install type and provide your Xilinx.com user ID and password for authentication.	
User Authentication	
Please provide your Xilinx user account credentials to download the required files. If you don't have an account, <u>please create one</u> , If you forgot your password, you can <u>reset it here</u> .	
User ID	
Password	
Download and Install Now	
Select your desired device and tool installation options and the installer will download and install just what is requinstallation files will be saved for future use. NOTE: Future installs using these downloaded files will be restricted to during this install. For access to all options later, choose "Download Full Image".	ired. Downloaded o the options selected
O Download Full Image (Install Separately)	
The installer will download an image containing all devices and tool options for later installation. Use this option if image on a network drive or allow different users maximum flexibility when installing.	you wish to install a full

<u>C</u>ancel

Vivado 2018.3 Installer - Accept License Agreements

Accept License Agreements

Please read the following terms and conditions and indicate that you agree by checking the I Agree checkboxes.

Xilinx Inc. End User License Agreement

By checking "I AGREE" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTWARE, YOU AGREE on behalf of licensee to be bound by the agreement, which can be viewed by <u>clicking here</u>.

🖌 🛛 🖌 🖌

WebTalk Terms And Conditions

By checking "I AGREE" below, I also confirm that I have read <u>Section 13 of the terms and conditions</u> above concerning WebTalk and have been afforded the opportunity to read the WebTalk FAQ posted at <u>https://www.xilinx.com/products/design-tools/webtalk.html</u>. I understand that I am able to disable WebTalk later if certain criteria described in Section 13(c) apply. If they don't apply, I can disable WebTalk by uninstalling the Software or using the Software on a machine not connected to the internet. If I fail to satisfy the applicable criteria or if I fail to take the applicable steps to prevent such transmission of information, I agree to allow Xilinx to collect the information described in Section 13(a) for the purposes described in Section 13(b).

✓ I <u>Agree</u>

Third Party Software End User License Agreement

By checking "I AGREE" below, or OTHERWISE ACCESSING, DOWNLOADING, INSTALLING or USING THE SOFTWARE, YOU AGREE on behalf of licensee to be bound by the agreement, which can be viewed by <u>clicking here</u>.

🖌 l Agree

< Back Next > Cancel

S XII

Vivado 2018.3 Installer - Select Edition to Install

Select Edition to Install

Select an edition to continue installation. You will be able to customize the content in the next page.

Vivado HL WebPACK

Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition. Users can optionally add Model Composer and System Generator for DSP to this installation.

Vivado HL Design Edition

Vivado HL Design Edition includes the full complement of Vivado Design Suite tools for design, including C-based design with Vivado High-Level Synthesis, implementation, verification and device programming. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add Model Composer to this installation.

Vivado HL System Edition

Vivado HL System Edition is a superset of Vivado HL Design Edition with the addition of System Generator for DSP. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add Model Composer to this installation.

Documentation Navigator (Standalone)

Xilinx Documentation Navigator (DocNav) provides access to Xilinx technical documentation both on the Web and on the Desktop. This is a standalone installation without Vivado Design Suite.

Copyright © 1986-2019 Xilinx, Inc. All rights reserved.	< <u>B</u> ack	<u>N</u> ext >	<u>C</u> ancel
---	----------------	----------------	----------------

111X 🕄

Vivado 2018.3 Installer - Vivado HL WebPACK

Vivado HL WebPACK

Customize your installation by (de)selecting items in the tree below. Moving cursor over selections below provide additional information.



Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition. Users can optionally add Model Composer and System Generator for DSP to this installation.



13 /

Vivado 2018.3 Installer -	Select Destination Directory	
Select Destination Directory		
Choose installation options such as location and shortcuts.		
Installation Options Select the installation directory /tools/Xilinx Installation location(s) NA	Select shortcut and file association options Create program group entries Xilinx Design Tools Create <u>d</u> esktop shortcuts	
Download location If the sel NA If the sel Disk Space Required is privil Disk Space Required: 21.17 GB Disk Space Available: 720.93 GB	lected directory leged you must allation with sudo!	

🕕 Cannot write to /tools/Xilinx. Check the read/write permissions.

Cancel

Vivado 2018.3 Installer - Installation Summary

- - - (



Installation Summary

Edition: Vivado HL WebPACK

Production Devices (SoCs, 7 Series)

Design Tools

Devices

Vivado Design Suite (Vivado)

Installation Options

• Enable WebTalk for Vivado to send usage statistics to Xilinx (Always enabled for WebPACK license)

Installation location

/home/sototo/Vivado/2018.3

Download location-

/home/sototo/Downloads/Vivado_2018.3

Disk Space Required

- Download Size: 4.63 GB
- Disk Space Required: 21.17 GB

EXILINX.

And... an alternative

Instead of working on your own machine, you can run
 Vivado on Debian machines.

-Interactively through command line

–Interactively with GUI through ssh display forwarding (ssh -X <hostname>)

And... an alternative

- cp -r ~hy220/tools/example .
- •source ~hy220/tools/setup.sh
- •export LC_ALL="C"
- Work interactively
- -make (command line)
- –make waves (GUI-waves) (after make cmd) –make gui (GUI)

Sourcing settings to path

•Before executing Vivado through command line you have to source some already prepared settings

- -cd installation_path/Xilinx/Vivado/2018.3
- -source settings64.sh

After this you can execute Vivado GUI by typing
 vivado

Creating a project

File Flow Tools Window Help Q- Quick Access



Quick Start

Create Project > Open Project > Open Example Project

Tasks

Manage IP > Open Hardware Manager > Xilinx Tcl Store >

Learning Center

Documentation and Tutorials > Quick Take Videos > Release Notes Guide >

Recent Projects

lab0_intro /home/sototo/Documents/hy220_tas/lab0_intro

lab0_intro /tools/Xilinx/Vivado/2018.3/bin/lab0_intro

test_SystemVerilog /home/sototo/Documents/test_SystemVerilog



E XILINX.

		New Project			•
Project Name Enter a name for ye	our project and specify a directory v	where the project data	a files will be stor	ed.	*
Project name: Project location:	test /tools/Xilinx/Vivado/2018.3/bin : subdirectory eated at: /tools/Xilinx/Vivado/2018.3	?/bin/test			
?		< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	Cancel

New Project

Project Type

Specify the type of project to create.



 <u>B</u>TL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

Do not specify sources at this time

 Post-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.

Do not specify sources at this time

- I/O Planning Project
 Do not specify design sources. You will be able to view part/package resources.
- Imported Project
 Create a Vivado project from a Synplify, XST or ISE Project File.
- Example Project Create a new Vivado project from a predefined template.

?	< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	Cancel

New Project

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.



$ +_{j} = + +$
Use Add Files, Add Directories or Create File buttons below
<u>A</u> dd Files <u>A</u> dd Directories <u>C</u> reate File
Scan and add RTL include files into project
Copy sources into project
Add sources from subdirectories
Target language: Verliog V Simulator language: Mixed V

				New Project	•
Add Sourc Specify HDL, i a new source	es netlist, Bloc e file on disk	k Design, and I and add it to y	IP files, or direc your project. Yo	tories containing ou can also add	This is a usual mistake! s are for Simulation Only!
+ =	+ +				But why?
	Index	Name	Library	HDL Source For	
•	1	counter.v	xil_defaultlib	Synthesis & Simulation	nome/sototo/Documents/hy220_ta:
•	2	lab0_tb.v	xil_defaultlib	Synthesis & Simulation 👻	/home/sototo/Documents/hy220_ta:
•	3	lab0_top.v	xil_defaultlib	Synthesis & Simulation 🔹	/home/sototo/Documents/hy220_ta
<		Add	l Files	A <u>d</u> d Directories	e File
 □ Scan an □ Copy <u>s</u>o ✓ Add sou ✓ Target land 	d add RTL <u>i</u> urces into p urces from s guage: Ve	nclude files into project ubdirectories erilog 🗸	o project Simulator langu	uage: Mixed 🗸	
?				< <u>B</u> ack <u>N</u> e	ext > <u>F</u> inish Cancel

Xilinx Constraints files (XDC)

•FPGAs include some physical pins such as buttons, LEDs, etc.

•If we are planning on using these pins we must inform Vivado to associate them with our HW designs

•All XDC files are provided

New Project Add Constraints (optional) Specify or create constraint files for physical and timing constraints. |+| = |+| +Use Add Files or Create File buttons below Add Files Create File Copy constraints files into project ? <u>Finish</u> Cancel < <u>B</u>ack

			New Project			
e fault P 100se a d	Part default Xilinx part or	r board for your proj	ect.			2
Parts	Boards					
Reset A Vendor:	em.avnet.c 🗸	Name: All Rema	ining		✓ Board Rev	: Latest 🗸
<u>S</u> earch:	Q-		~			
Display	/ Name		Preview	Vendor	File Version	Part
ZedBoa	ard Zynq Evaluation aughter Card Conn	n and Development ections	Kit	em.avnet.com	1.4	xc7z020clg484
			A PA SHOW AND LOD DO			
						>

Flow Navigator

Run Simulation

–Shows the waveform of the design that represents its behavior

- -Main debugging routine
- •Open Elaborated Design

-Generates and displays the schematic of your design

Flow Navigator

Run Synthesis

-Shows the corresponding LUT schematic of the selected device

–Displays info about timing, utilization and critical paths

Run Implementation

–Implements your design and places it on the selected FPGA device

Flow Navigator

Generate bitstream

–Generates the bitstream, which is used to program the FPGA

- •Open Hardware Manager
- -Finds the connected device

–Programs Device to download the generated bitstream to the connected device

Switch to Vivado for demo