

Fall 2024 Pipelining

CS425 - Vassilis Papaefstathiou 1

Outline

- Processor review
- Hazards
	- ⎻ Structural
	- ⎻ Data
	- ⎻ Control
- Performance
- Exceptions

Clock Cycle

- Old days: 10 levels of gates
- Today: determined by numerous time-of-flight issues + gate delays
	- ⎻ clock propagation, wire lengths, drivers

Datapath vs Control

- Datapath: Storage, FU, interconnect sufficient to perform the desired functions
	- ⎻ Inputs are Control Points
	- ⎻ Outputs are signals
- Controller: State machine to orchestrate operation on the data path
	- Based on desired function and signals

"Typical" RISC ISA

- 32-bit fixed format instruction (3 formats)
- 32 32-bit GPR (R0 contains zero)
- 3-address, reg-reg arithmetic instruction
- Single address mode for load/store: base + displacement
	- $-$ no indirection
- Simple branch conditions

see: RISC-V, SPARC, MIPS, HP PA-Risc, DEC Alpha, IBM PowerPC, CDC 6600, CDC 7600, Cray-1, Cray-2, Cray-3

Example: 32bit RISC

Register-Register

Register-Immediate

Branch

Jump / Call

Example Execution Steps

Obtain instruction from program storage

Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status Deposit results in

storage for later use Determine successor instruction

5-stage execution is a bit different (see next slides)…

Memory

Pipelining: Latency vs Throughput

Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload

5-stage Instruction Execution - Datapath

CS425 - Vassilis Papaefstathiou 9

Visualizing Pipelining

5-stage Instruction Execution - Control

Pipeline Registers: IR, A, B, r, WB

CS425 - Vassilis Papaefstathiou 11

Limits in Pipelining

- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
	- ⎻ **Structural hazards:** Resource conflicts, HW cannot support this combination of instructions (single person to fold and put clothes away)
	- ⎻ **Data hazards:** Instruction depends on result of prior instruction still in the pipeline
	- ⎻ **Control hazards:** Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).

In order: when an instruction is stalled, all instructions issued *later* than the stalled instruction are also stalled.

Example of Structural Hazard

Example of Structural Hazard

Example of Structural Hazard

Speed Up Equation of Pipelining

 $Speedup = \frac{Average instruction time unpipelined}{Average instruction time pipelined}$

 $= \frac{CPI \text{ unpipelined}}{CPI \text{ pipelined}} \times \frac{Clock \text{ cycle unpipelined}}{Clock \text{ cycle pipelined}}$

 CPI pipelined = Ideal CPI + Pipeline stall clock cycles per instruction

 $= 1 +$ Pipeline stall clock cycles per instruction

For simple RISC pipeline, Ideal CPI = 1:

$$
Speedup = \frac{1}{1 + Pipeline stall cycles per instruction} \times \frac{Clock cycle unpipelined}{Clock cycle pipelined}
$$

$$
= \frac{1}{1 + Pipeline stall cycles per instruction} \times Pipeline depth
$$

$$
CS425 - Vassilis Papaefstathiou
$$

Example: Dual-port vs Single-port

- Machine A: Dual read ported memory ("Harvard Architecture")
- Machine B: Single read ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- \bullet Ideal CPI = 1 for both
- Suppose that Loads/Stores are 40% of instructions executed Average instruction time_{B} $CPI \times$ Clock cycle time_B

$$
= (1 + 0.4 \times 1) \times \frac{\text{Clock cycle time}_{\text{A}}}{1.05}
$$

 $= 1.3 \times$ Clock cycle time_{\triangle}

• Machine A is 1.33 times faster (CPUtime = IC x Aver instr time)

Why would a designer allow structural hazards?

Data Hazard

Time (clock cycles)

Read After Write

• Read After Write (RAW) Instr_J tries to read operand before Instr_I writes it

> *I: add r1,r2,r3 J: sub r4,r1,r3*

• Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

Write After Read

• Write After Read (WAR)

Instr_J writes operand *before* Instr_I reads it

I: sub r4,r1,r3 J: add r1,r2,r3 K: mul r6,r1,r7

- Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1".
- Can't happen in classic RISC 5 stage in-order pipeline because:
	- All instructions take 5 in order stages, and
	- Reads are always in stage 2, and
	- Writes are always in stage 5

Write After Write

• Write After Write (WAW)

Instr_i writes operand *before* Instr_i writes it.

I: sub **r1**,r4,r3 J: add **r1**,r2,r3 K: mul r6,r1,r7

- Called an "output dependence" by compiler writers. This also results from the reuse of name "r1".
- Can't happen in classic RISC 5 stage in-order pipeline because:
	- All instructions take 5 in order stages, and
	- Writes are always in stage 5
- Will see WAR and WAW in more complicated pipelines

Forwarding to avoid data hazards

HW Change for Forwarding

What circuit detects and resolves this hazard? Why we need forwarding lines for both inputs of the ALU?

CS425 - Vassilis Papaefstathiou 23

Forwarding to Avoid LW-SW Data Hazard

Data Hazard Even with Forwarding

Time (clock cycles)

Data Hazard Even with Forwarding

Time (clock cycles)

Software Scheduling to Avoid Load Hazards

Try producing fast code for

$$
a = b + c;
$$

$$
d = e - f;
$$

assuming a, b, c, d ,e, and f in memory.

Slow code:

Fast code:

Control Hazard on Branches: Three Stage Stall

What do you do with the 3 instructions in between? How do you do it? Where is the "commit"?

Branch Stall Impact

- If CPI $= 1$, 30% branch, Stall 3 cycles \Rightarrow new CPI = 1.9!
- Two part solution:
	- ⎻ Determine branch taken or not sooner, AND
	- ⎻ Compute taken branch address earlier
- MIPS branch tests if register $= 0$ or $\neq 0$
- MIPS Solution:
	- ⎻ Move Zero test to ID/RF stage
	- $-$ Adder to calculate new PC in ID/RF stage
	- -1 clock cycle penalty for branch versus 3

Pipelined MIPS Datapath

Control Hazard on Branches: One Stage Stall

Four Branch Hazard Alternatives

- #1: Stall until branch direction is clear (simplicity)
- #2: Predict Branch Not Taken
	- $-$ Execute successor instructions in sequence
	- $-$ "Squash" instructions in pipeline if branch actually taken
	- ⎻ Advantage of late pipeline state update
	- ⎻ 47% MIPS branches not taken on average
	- ⎻ PC+4 already calculated, so use it to get next instruction

Four Branch Hazard Alternatives

• #3: Predict Branch Taken

- ⎻ 53% MIPS branches taken on average
- ⎻ But haven't calculated branch target address in MIPS
	- o MIPS still incurs 1 cycle branch penalty
	- o Other machines: branch target known before outcome
- ⎻ What happens on not-taken branches?

Four Branch Hazard Alternatives

#4: Delayed Branch

- **Define branch to take place AFTER a following instruction** branch instruction sequential successor $_1$ sequential successor, $sequential$ successor_n branch target if taken Branch delay of length n
- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- **MIPS uses this**

Scheduling Branch Delay Slots

- A is the best choice, fills delay slot & reduces instruction count (IC)
- In B, the sub instruction may need to be copied, increasing IC
- In B/C, must be okay to execute sub/OR when branch is untaken/taken

CS425 - Vassilis Papaefstathiou 35

Delayed Branch

- Compiler effectiveness for single branch delay slot:
	- $-$ Fills about 60% of branch delay slots
	- ⎻ About 80% of instructions executed in branch delay slots useful in computation
	- $-$ About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
	- ⎻ Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
	- $-$ Growth in available transistors has made dynamic approaches relatively cheaper

Example: Evaluating Branch Alternatives

Pipeline speedup = Pipeline depth $1 +$ Branch frequency \times Branch penalty

Deep pipeline in this example : 2 cycles for address (2 stalls) 1 more cycle to evaluate condition

Problems with Pipelining

- Exception: An unusual event happens to an instruction during its execution
	- $-$ Examples: divide by zero, undefined opcode
- Interrupt: Hardware signal to switch the processor to a new instruction stream
	- $-$ Example: a sound card interrupts when it needs more audio output samples (an audio "click" happens if it is left waiting)
- Problem (precise interrupt?): It must appear that the exception or interrupt happens between 2 instructions (*i* and *i+1*)
	- ⎻ The effect of all instructions up to and including *i* is totaling complete
	- ⎻ No effect of any instruction after *i* can take place
- The interrupt (exception) handler either aborts program or restarts at instruction *i+1*

Precise Exceptions in Static Pipelines

• **Key observation:** architectural state changes **only** in memory and register write stages.

Summary: Pipelining

• Speed Up \leq Pipeline Depth; if ideal CPI is 1, then:

$$
\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}
$$

- Hazards limit performance on computers:
	- ⎻ Structural: need more HW resources
	- ⎻ Data (RAW,WAR,WAW): need forwarding, compiler scheduling
	- ⎻ Control: delayed branch, prediction
- Exceptions, Interrupts add complexity