# CS425 Computer Systems Architecture

**Fall 2024** 


**Pipelining** 

#### **Outline**

- Processor review
- Hazards
  - Structural
  - Data
  - Control
- Performance
- Exceptions


# **Clock Cycle**

- Old days: 10 levels of gates
- Today: determined by numerous time-of-flight issues + gate delays
  - clock propagation, wire lengths, drivers



### **Datapath vs Control**

- Datapath: Storage, FU, interconnect sufficient to perform the desired functions
  - Inputs are Control Points
  - Outputs are signals
- Controller: State machine to orchestrate operation on the data path
  - Based on desired function and signals




### "Typical" RISC ISA

- 32-bit fixed format instruction (3 formats)
- 32 32-bit GPR (R0 contains zero)
- 3-address, reg-reg arithmetic instruction
- Single address mode for load/store: base + displacement
  - no indirection
- Simple branch conditions


see: RISC-V, SPARC, MIPS, HP PA-Risc, DEC Alpha, IBM PowerPC, CDC 6600, CDC 7600, Cray-1, Cray-2, Cray-3

#### **Example: 32bit RISC**


#### Register-Register



#### Register-Immediate



#### **Branch**




#### Jump / Call



Example: lw \$2, 100(\$5) add \$4, \$5, \$6 beg \$3, \$4, Jabel c\$425 - Vassilis Papaerstathiou

#### **Example Execution Steps**



Obtain instruction from program storage


Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status


Deposit results in storage for later use

Determine successor instruction




5-stage execution is a bit different (see next slides)...

## Pipelining: Latency vs Throughput




Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload


### 5-stage Instruction Execution - Datapath



# **Visualizing Pipelining**



#### 5-stage Instruction Execution - Control



Pipeline Registers: IR, A, B, r, WB

# **Limits in Pipelining**

- Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle
  - <u>Structural hazards:</u> Resource conflicts, HW cannot support this combination of instructions (single person to fold and put clothes away)
  - Data hazards: Instruction depends on result of prior instruction still in the pipeline
  - Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).

In order: when an instruction is stalled, all instructions issued *later* than the stalled instruction are also stalled.

### **Example of Structural Hazard**

Time (clock cycles) Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 Cycle 7 Reg Load S Instr 1 Reg DMem Ifetch Instr 2 Reg Instr 3 Reg е Reg Instr 4

#### **Example of Structural Hazard**

Time (clock cycles) Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 Cycle 7 Reg Load Instr 1 Reg Ifetch Instr 2 Stall е Reg Instr 3 How do you "bubble" this pipe (if instr1 = load)? CS425 - Vassilis Papaefstathiou

#### **Example of Structural Hazard**

Time (clock cycles) Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 Cycle 7 Reg Load S Instr 1 Reg Ifetch Instr 2 d е Reg Instr 3 Ifetch Bubble) How do you "bubble" this pipe (if instr1 = load)? CS425 - Vassilis Papaefstathiou

# **Speed Up Equation of Pipelining**

$$Speedup = \frac{Average instruction time unpipelined}{Average instruction time pipelined}$$
$$= \frac{CPI unpipelined}{CPI pipelined} \times \frac{Clock cycle unpipelined}{Clock cycle pipelined}$$

For simple RISC pipeline, Ideal CPI = 1:

Speedup = 
$$\frac{1}{1 + \text{Pipeline stall cycles per instruction}} \times \frac{\text{Clock cycle unpipelined}}{\text{Clock cycle pipelined}}$$
  
=  $\frac{1}{1 + \text{Pipeline stall cycles per instruction}} \times \frac{\text{Pipeline depth}}{\text{CS425 - Vassilis Papaefstathiou}}$ 

# **Example: Dual-port vs Single-port**


- Machine A: Dual read ported memory ("Harvard Architecture")
- Machine B: Single read ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Suppose that Loads/Stores are 40% of instructions executed Average instruction time<sub>B</sub> = CPI<sub>B</sub> Clock cycle time<sub>B</sub>

= 
$$(1 + 0.4 \times 1) \times \frac{\text{Clock cycle time}_{A}}{1.05}$$
  
=  $1.3 \times \text{Clock cycle time}_{A}$ 

Machine A is 1.33 times faster (CPUtime = IC x Aver instr time)

#### **Data Hazard**

Time (clock cycles)



#### **Read After Write**

Read After Write (RAW)
 Instr<sub>J</sub> tries to read operand before Instr<sub>I</sub> writes it

```
I: add r1, r2, r3
J: sub r4, r1, r3
```

 Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

#### **Write After Read**

Write After Read (WAR)
 Instr<sub>J</sub> writes operand <u>before</u> Instr<sub>I</sub> reads it

```
I: sub r4, r1, r3

J: add r1, r2, r3

K: mul r6, r1, r7
```

- Called an "anti-dependence" by compiler writers.
   This results from reuse of the name "r1".
- Can't happen in classic RISC 5 stage in-order pipeline because:
  - All instructions take 5 in order stages, and
  - Reads are always in stage 2, and
  - Writes are always in stage 5


#### **Write After Write**

Write After Write (WAW)
 Instr<sub>J</sub> writes operand <u>before</u> Instr<sub>J</sub> writes it.

```
I: sub r1, r4, r3
J: add r1, r2, r3
K: mul r6, r1, r7
```


- Called an "output dependence" by compiler writers. This also results from the reuse of name "r1".
- Can't happen in classic RISC 5 stage in-order pipeline because:
  - All instructions take 5 in order stages, and
  - Writes are always in stage 5
- Will see WAR and WAW in more complicated pipelines

#### Forwarding to avoid data hazards




Ignore what you read from Register File

# **HW Change for Forwarding**




What circuit detects and resolves this hazard?
Why we need forwarding lines for both inputs of the ALU?

#### Forwarding to Avoid LW-SW Data Hazard




### **Data Hazard Even with Forwarding**

Time (clock cycles)



### **Data Hazard Even with Forwarding**

Time (clock cycles)




#### **Software Scheduling to Avoid Load Hazards**

Try producing fast code for


$$a = b + c$$
;

$$d = e - f$$
;

assuming a, b, c, d, e, and f in memory.



#### Control Hazard on Branches: Three Stage Stall




What do you do with the 3 instructions in between? How do you do it?
Where is the "commit"?


# **Branch Stall Impact**

- If CPI = 1, 30% branch,
   Stall 3 cycles => new CPI = 1.9!
- Two part solution:
  - Determine branch taken or not sooner, AND
  - Compute taken branch address earlier
- MIPS branch tests if register = 0 or ≠ 0
- MIPS Solution:
  - Move Zero test to ID/RF stage
  - Adder to calculate new PC in ID/RF stage
  - 1 clock cycle penalty for branch versus 3

**Pipelined MIPS Datapath** 



#### Control Hazard on Branches: One Stage Stall



#### **Four Branch Hazard Alternatives**

- #1: Stall until branch direction is clear (simplicity)
- #2: Predict Branch Not Taken
  - Execute successor instructions in sequence
  - "Squash" instructions in pipeline if branch actually taken
  - Advantage of late pipeline state update
  - 47% MIPS branches not taken on average
  - PC+4 already calculated, so use it to get next instruction

Untaken branch instruction	IF	ID	EX	MEM	WB				
Instruction $i + 1$		IF	ID	EX	MEM	WB			
Instruction $i + 2$			IF	ID	EX	MEM	WB		
Instruction $i + 3$				IF	ID	EX	MEM	WB	
Instruction $i + 4$					IF	ID	EX	MEM	WB
Taken branch instruction	IF	ID	EX	MEM	WB				
Instruction $i + 1$		IF	idle	idle	idle	idle			
Branch target			IF	ID	EX	MEM	WB		
Branch target + 1				IF	ID	EX	MEM	WB	
Branch target + 2					IF	ID	EX	MEM	WB

#### **Four Branch Hazard Alternatives**

- #3: Predict Branch Taken
  - 53% MIPS branches taken on average
  - But haven't calculated branch target address in MIPS
    - MIPS still incurs 1 cycle branch penalty
    - Other machines: branch target known before outcome
  - What happens on not-taken branches?

#### Four Branch Hazard Alternatives

#### #4: Delayed Branch


Define branch to take place AFTER a following instruction

```
\begin{array}{c} \text{branch instruction} \\ \text{sequential successor}_1 \\ \text{sequential successor}_2 \\ \text{.....} \\ \text{sequential successor}_n \\ \\ \text{branch target if taken} \end{array}
```


- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS uses this

# **Scheduling Branch Delay Slots**


#### A. From before branch



#### B. From branch target



#### C. From fall through



- A is the best choice, fills delay slot & reduces instruction count (IC)
- In B, the sub instruction may need to be copied, increasing IC
- In B/C, must be okay to execute sub/OR when branch is untaken/taken

## **Delayed Branch**

- Compiler effectiveness for single branch delay slot:
  - Fills about 60% of branch delay slots
  - About 80% of instructions executed in branch delay slots useful in computation
  - About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
  - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
  - Growth in available transistors has made dynamic approaches relatively cheaper

# **Example: Evaluating Branch Alternatives**

Pipeline speedup = 
$$\frac{\text{Pipeline depth}}{1 + \text{Branch frequency} \times \text{Branch penalty}}$$

Unconditional branch	4%
Conditional branch, untaken	6%
Conditional branch, taken	10%

Deep pipeline in this example:

2 cycles for address (2 stalls)

1 more cycle to evaluate condition


Branch scheme	Penalty unconditional	Penalty untaken	Penalty taken
Flush pipeline	2	3	3
Predicted taken	2	3	2
Predicted untaken	2	0	3

Branch scheme	Unconditional branches	Untaken conditional branches	Taken conditional branches	All branches
Frequency of event	4%	6%	10%	20%
Flush pipeline	0.08	0.18	0.30	0.56
Predicted taken	0.08	0.18	0.20	0.46
Predicted untaken	0.08	0.00	0.30	0.38

## **Problems with Pipelining**

- Exception: An unusual event happens to an instruction during its execution
  - Examples: divide by zero, undefined opcode
- Interrupt: Hardware signal to switch the processor to a new instruction stream
  - Example: a sound card interrupts when it needs more audio output samples (an audio "click" happens if it is left waiting)
- Problem (precise interrupt?): It must appear that the exception or interrupt happens between 2 instructions (<u>i</u> and <u>i+1</u>)
  - The effect of all instructions up to and including i is totaling complete
  - No effect of any instruction after i can take place
- The interrupt (exception) handler either aborts program or restarts at instruction <u>i+1</u>

## Precise Exceptions in Static Pipelines



 Key observation: architectural state changes only in memory and register write stages.

# **Summary: Pipelining**

• Speed Up ≤ Pipeline Depth; if ideal CPI is 1, then:

$$Speedup = \frac{Pipeline \ depth}{1 + Pipeline \ stall \ CPI} \times \frac{Cycle \ Time_{unpipelined}}{Cycle \ Time_{pipelined}}$$

- Hazards limit performance on computers:
  - Structural: need more HW resources
  - Data (RAW,WAR,WAW): need forwarding, compiler scheduling
  - Control: delayed branch, prediction
- Exceptions, Interrupts add complexity